|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
june 2014 docid026441 rev 1 1/43 AN4505 application note l3gd20: 3-axis digital output gyroscope introduction this document is intended to provide usage information and application hints related to st?s l3gd20 3-axial digital gyroscope. the l3gd20 is a three-axis angular rate sensor with a digital i 2 c/spi serial interface standard output. the device has a full scale of 250/500/ 2000 dps and is capable of measuring rates with a user-selectable bandwidth. the device may be configured to generate interrupt signals by an independent wake-up event. thresholds and timing of the interrupt generator are programmable by the end user on the fly. the l3gd20 has an integrated 32-level first-in first-out (fifo) buffer allowing the user to store data in order to limit intervention by the host processor. the l3gd20 is available in a small thin plastic land grid array package (lga 4x4x1) and it is guaranteed to operate over an extended temperature range from -40 c to +85 c. the ultra-small size and weight of the smd package make it an ideal choice for handheld portable applications such as cell phones and pdas, or any other application where reduced package size and weight are required. www.st.com
contents AN4505 2/43 docid026441 rev 1 contents 1 registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 2 operating modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2.1 power-down mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.2 sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.3 normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.4 delay to switch modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 3 reading angular rate data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.1 startup sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.2 using the status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.3 using the data-ready (drdy) signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.4 using the block data update (bdu) feature . . . . . . . . . . . . . . . . . . . . . . . 11 3.5 level-sensitive/edge-sensitive data enable (den) . . . . . . . . . . . . . . . . . . 12 3.5.1 level-sensitive trigger stamping (lvlen = 1; extren = 0) . . . . . . . . . . 12 3.5.2 edge-sensitive trigger (lvlen = 0; extren = 1) . . . . . . . . . . . . . . . . . . 13 3.6 understanding angular rate data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6.1 data alignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6.2 big-little endian selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.6.3 example of angular rate data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4 digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.1 filter configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.2 low-pass filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.3 high-pass filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.3.1 normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.3.2 reference mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.3.3 autoreset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 5 interrupt generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.1 interrupt pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 5.2 interrupt configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5.3 threshold . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 docid026441 rev 1 3/43 AN4505 contents 43 5.4 duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 5.5 selective axis movement and wake-up interrupts . . . . . . . . . . . . . . . . . . 24 5.5.1 wake-up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 5.5.2 hp filter bypassed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5.5.3 using the hp filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5.6 selective axis movement detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 6 first-in first-out (fifo) buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 6.1 fifo description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 6.2 fifo registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.2.1 control register 5 (0x24) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 6.2.2 fifo control register (0x2e) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 6.2.3 fifo source register (0x2f) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 6.3 fifo modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.3.1 bypass mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.3.2 fifo mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6.3.3 stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6.3.4 stream-to-fifo mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 6.3.5 bypass-to-stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 6.4 watermark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 6.5 retrieving data from fifo . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 7 temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 7.1 example of delta temperature data calculation . . . . . . . . . . . . . . . . . . . . 41 8 revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 list of tables AN4505 4/43 docid026441 rev 1 list of tables table 1. registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 table 2. operating mode selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 3. data rate configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 table 4. power consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 5. turn-on time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 table 6. den configurations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 table 7. output data registers content vs. angular rate (fs = 250 dps). . . . . . . . . . . . . . . . . . . . . . 14 table 8. ctrl_reg5 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 table 9. out_sel configuration setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 table 10. int1_sel configuration setting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 11. low-pass filters cutoff frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 12. ctrl_reg2 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 table 13. high-pass filter cutoff frequency [hz] . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 table 14. high-pass filter mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 table 15. reference mode lsb value . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 table 16. ctrl_reg3 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 17. ctrl_reg3 description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 18. int1_cfg register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 19. int1_cfg description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 20. interrupt mode configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 table 21. int1_ths_xh register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 22. int1_ths_xl register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 23. threshold lsb value. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 24. int1_duration register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 table 25. int1_duration description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 26. duration lsb value in normal mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 27. fifo buffer full representation (32nd sample set stored) . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 28. fifo overrun representation (33rd sample set stored and 1st sample discarded). . . . . . . 30 table 29. fifo enable bit in ctrl_reg5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 0 table 30. fifo_ctrl_reg. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 31. fifo_src_reg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 32. fifo_src_reg behavior assuming wtm[4:0] = 15 (hex) . . . . . . . . . . . . . . . . . . . . . . . . 32 table 33. ctrl_reg3 (0x22) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 table 34. out_temp register content. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .41 table 35. document revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 docid026441 rev 1 5/43 AN4505 list of figures 43 list of figures figure 1. data ready signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 figure 2. data synchronization: level sensitive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 figure 3. level-sensitive trigger stamping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 figure 4. data synchronization: edge sensitive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 3 figure 5. low-pass/high-pass filter connections block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 figure 6. high-pass filter reset by reading the reference register . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 7. reference mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 8. autoreset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 9. interrupt signals and interrupt pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 10. wait disabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 11. wait enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 12. no-move, wake-up interrupt generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 13. nm_wu_cfg high and low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 figure 14. wake-up interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 figure 15. no-move interrupt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 figure 16. fifo_en connections block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 figure 17. fifo mode behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 18. stream mode fast reading behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 19. stream mode slow reading behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 20. stream mode slow reading zoom . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 6 figure 21. stream-to-fifo mode: interrupt not latched . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 22. stream-to-fifo mode: interrupt latched . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 figure 23. bypass-to-stream mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 figure 24. watermark behavior - wtm[4:0] = 10 (hex) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 figure 25. fifo reading diagram - wtm[4:0] = 10 (hex). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 AN4505 registers docid026441 rev 1 6/43 1 registers table 1. registers register name address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 who_am_i 0fh 1 1 0 1 0 0 1 1 ctrl_reg1 20h dr1 dr0 bw1 bw0 pd zen yen xen ctrl_reg2 21h 0 0 hpm1 hpm0 hpcf3 hpcf2 hpcf1 hpcf0 ctrl_reg3 22h i1_int1 i1_boot h_lactive pp_od i2_drdy i2_wtm i2_orun i2_empty ctrl_reg4 23h bdu ble fs1 fs0 - - - sim ctrl_reg5 24h boot fifo_en -- hpen int1_sel1 int1_sel0 out_sel1 out_sel0 reference 25h ref7 ref6 ref5 ref4 ref3 ref2 ref1 ref0 out_temp 26h temp7 temp6 temp5 temp4 temp3 temp2 temp1 temp0 status_reg 27h zyxor zor yor xor zyxda zda yda xda out_x_l 28h xd7 xd6 xd5 xd4 xd3 xd2 xd1 xd0 out_x_h 29h xd15 xd14 xd13 xd12 xd11 xd10 xd9 xd8 out_y_l 2ah yd7 yd6 yd5 yd4 yd3 yd2 yd1 yd0 out_y_h 2bh yd15 yd14 yd13 yd12 yd11 yd10 yd9 yd8 out_z_l 2ch zd7 zd6 zd5 zd4 zd3 zd2 zd1 zd0 out_z_h 2dh zd15 zd14 zd13 zd12 zd11 zd10 zd9 zd8 fifo_ctrl_reg 2eh fm2 fm1 fm0 wtm4 wtm3 wtm2 wtm1 wtm0 fifo_src_reg 2fh wtm ovrn empty fss4 fss3 fss2 fss1 fss0 int1_cfg 30h and/or lir zhie zlie yhie ylie xhie xlie int1_src 31h - ia zh zl yh yl xh xl int1_ths_xh 32h - thsx14 thsx13 thsx12 thsx11 thsx10 thsx9 thsx8 int1_ths_xl 33h thsx7 thsx6 thsx5 thsx4 thsx3 thsx2 thsx1 thsx0 int1_ths_yh 34h - thsy14 thsy13 thsy12 thsy11 thsy10 thsy9 thsy8 AN4505 registers docid026441 rev 1 7/43 int1_ths_yl 35h thsy7 thsy6 thsy5 thsy4 thsy3 thsy2 thsy1 thsy0 int1_ths_zh 36h - thsz14 thsz13 thsz12 thsz11 thsz10 thsz9 thsz8 int1_ths_zl 37h thsz7 thsz6 thsz5 thsz4 thsz3 thsz2 thsz1 thsz0 int1_duration 38h wait d6 d5 d4 d3 d2 d1 d0 table 1. registers (continued) register name address bit7 bit6 bit5 bit4 bit3 bit2 bit1 bit0 operating modes AN4505 8/43 docid026441 rev 1 2 operating modes the l3gd20 provides three different operating modes, respectively cited as power-down mode, sleep mode and normal mode. after power supply is applied, the l3gd20 performs a 10 ms boot procedure to load the trimming parameter. after the boot is completed, the device is automatically configured in power-down mode. referring to the l3gd20 datasheet, output data rate (odr), power down (pd) and zen, yen, xen bits of ctrl_reg1 are used to select the operating modes (power-down mode, sleep mode and normal mode) and output data rate ( table 2 and table 3 ). table 2. operating mode selection operating mode pd zen yen xen power-down 0 - - - sleep 1 0 0 0 normal 1 - - - table 3. data rate configuration dr [1:0] bw [1:0] odr [hz] cutoff lpf1 [hz] cutoff lpf2 [hz] 00 00 95 32 12.5 00 01 95 25 00 10 95 25 00 11 95 25 01 00 190 54 12.5 01 01 190 25 01 10 190 50 01 11 190 70 10 00 380 78 20 10 01 380 25 10 10 380 50 10 11 380 110 11 00 760 93 30 11 01 760 35 11 10 760 50 1 11 760 110 docid026441 rev 1 9/43 AN4505 operating modes 43 table 4 shows the typical values of power consumption for the different operating modes. power consumption in normal mode is independent of the selected odr. 2.1 power-down mode when the device is in power-down mode, almost all internal blocks of the device are switched off to minimize power consumption. digital interfaces (i 2 c and spi) are still active to allow communication with the device. the content of the configuration registers is preserved and output data registers are not updated, therefore keeping the last data sampled in memory before going into power-down mode. 2.2 sleep mode while the device is in sleep mode the driving circuitry making the moving mass of the gyroscope oscillating is kept active. turn-on time from sleep mode to normal mode is drastically reduced. 2.3 normal mode in normal mode, data are generated at the data rate (odr) selected through the dr bits. data interrupt generation is active and configured through the int1_cfg register. 2.4 delay to switch modes the delay in order to switch modes is shown in table 5 . table 4. power consumption operating mode power consumption power-down 5 a sleep 2 ma normal 6.1 ma table 5. turn-on time starting mode target mode turn-on time - typ power-down normal 250 ms power-down self test 250 ms sleep normal 1/odr: lpf2 disabled 6/odr: lpf2 enabled normal sleep immediate normal power-down immediate other settings change - 1/odr: lpf2 disabled 6/odr: lpf2 enabled reading angular rate data AN4505 10/43 docid026441 rev 1 3 reading angular rate data 3.1 startup sequence once the device is powered-up, it automatically downloads the calibration coefficients from the embedded flash to the internal registers. when the boot procedure is completed, i.e. after approximately 10 milliseconds, the device automatically enters power-down mode. to turn on the device and gather angular rate data, it is necessary to select one of the operating modes through ctrl_reg1 and to enable at least one of the axes. the following general-purpose sequence can be used to configure the device: 3.2 using the status register the device is provided with a status_reg which should be polled to check when a new set of data is available. the reads should be performed as follows: 1. write ctrl_reg2 2. write ctrl_reg3 3. write ctrl_reg4 4. write ctrl_reg6 5. write reference 6. write int1_ths 7. write int1_dur 8. write int1_cfg 9. write ctrl_reg5 10. write ctrl_reg1 1. read status_reg 2. if status_reg(3) = 0, then go to 1 3. if status_reg(7) = 1, then some data have been overwritten 4. read out_x_l 5. read out_x_h 6. read out_y_l 7. read out_y_h 8. read out_z_l 9. read out_z_h 10. data processing 11. go to 1 docid026441 rev 1 11/43 AN4505 reading angular rate data 43 the check performed at step 3 allows understanding whether the reading rate is adequate compared to the data production rate. in case one or more angular rate samples have been overwritten by new data, because of an insufficient reading rate, the zyxor bit of status_reg is set to 1. the overrun bits are automatically cleared when all the data present inside the device have been read and new data have not been produced in the meantime. 3.3 using the data-ready (drdy) signal the device may be configured to have one hw signal to determine when a new set of measurement data is available for reading. this signal is represented by the zyxda bit of status_reg. the signal can be driven to the drdy/int2 pin by setting the i2_drdy bit of ctrl_reg3 to 1 and its polarity set to active-low or active-high through the h_lactive bit of ctrl_reg3 (see section 5.1 ). the data-ready signal rises to 1 when a new set of angular rate data has been generated and it is available for reading.the interrupt is reset when the higher part of one of the enabled channels has been read (29h, 2bh, 2dh). figure 1. data ready signal 3.4 using the block data update (bdu) feature if reading the angular rate data is particularly slow and cannot be synchronized (or it is not required) with either the zyxda bit present inside the status_reg or with the drdy signal, it is strongly recommended to set the bdu (block data update) bit in ctrl_reg4 to 1. this feature avoids reading values (most significant and least significant parts of the angular rate data) related to different samples. in particular, when the bdu is activated, the data registers related to each channel always contain the most recent angular rate data produced by the device, but, in case the reading of a given pair (i.e. out_x_h and out_x_l, out_y_h and out_y_l, out_z_h and out_z_l) is initiated, the refresh for that pair is blocked until both msb and lsb parts of the data are read. note: bdu only guarantees that out_x(y, z)_l and out_x(y,z)_h have been sampled at the same moment. for example, if the reading speed is too slow, it may read x and y sampled at t1 and z sampled at t2. " . w ' 5 ' < ' $ 7 $ 5 ( $ ' 1 h o s p d 6 1 h o s p d 6 $ 1 * 8 / $ 5 5 $ 7 ( ' $ 7 $ ; < |